Design optimization of Switching Topologies

Summary
Results of Task 3.1.1