Sub-6GHz SOI-CMOS High-Efficiency Linear PA Architectures: Challenges, Technics and Opportunities

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: A. Serhan, P. Reynier, D. Parat, A. Giry

Journal title: "Workshop ""Frontières et interfaces cyberphysiques"" GDR-SoC2"

Journal publisher: RFIC 2021 Workshop

Published year: 2021