A 0.0175mm 2 600µW 32kHz input 307MHz output PLL with 190ps<inf>rms</inf> jitter in 28nm FD-SOI

This is a publication. If there is no link to the publication on this page, you can try the pre-formated search via the search engines listed on this page.

Authors: Abhirup Lahiri, Nitin Gupta

Journal title: ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference

Journal publisher: IEEE

Published year: 2016

Published pages: 339-342

DOI identifier: 10.1109/ESSCIRC.2016.7598311

ISBN: 978-1-5090-2972-3